



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/669,247	09/24/2003	Perry Lea	200207569-1	3532
22879 7590 12/12/2007 HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400			EXAMINER CHENG, PETER L	
			ART UNIT 2625	PAPER NUMBER
			NOTIFICATION DATE 12/12/2007	DELIVERY MODE ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

JERRY.SHORMA@HP.COM
mkraft@hp.com
ipa.mail@hp.com

Office Action Summary	Application No.	Applicant(s)	
	10/669,247	LEA ET AL.	
	Examiner	Art Unit	
	Peter L. Cheng	2625	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
 - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
 - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 28 September 2007.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-23 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 September 2007 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Specification

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: "SYSTEM AND METHOD OF PARALLEL PROCESSING IMAGE DATA", or similar wording.

2. The use of the trademark FIREWIRE® has been noted in this application. It should be capitalized wherever it appears and be accompanied by the generic terminology.

Although the use of trademarks is permissible in patent applications, the proprietary nature of the marks should be respected and every effort made to prevent their use in any manner which might adversely affect their validity as trademarks.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 1. Determining the scope and contents of the prior art.
 2. Ascertaining the differences between the prior art and the claims at issue.
 3. Resolving the level of ordinary skill in the pertinent art.
 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
3. Claims 1 – 4, 6 - 8, 10 - 12, 16 – 20, 22 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over **SHISHIZUKA [US Patent 6,697,898 B1]** in view of **WESTERVELT [US Patent Application 2003/0231330 A1]**.

As for claim 1, SHISHIZUKA teaches an image forming device comprising:

a scanner configured to scan one or more objects and generate image data representing each of the one or more objects

[Fig. 2, scanner 203; Fig. 4 also shows an interface to the scanner labeled "VIDEO I/F TO SCANNER" from the "DoEngine"];

a memory configured to store each of the image data as a page of data

[Fig. 108, RAM 203a which contains "PAGE MEMORY" 511 shown in Fig. 111; also referred to as "SDRAM"; col. 66, line 50];

a page frame buffer configured to store ~~a page of~~ data, copied from the memory, that is to be imaged

[SHISHIZUKA teaches a "page frame buffer" which operates with the "G bus and B bus configuration". As shown in Fig. 77, SHISHIZUKA teaches buffering the "page memory" data in a "printer FIFO" which is contained in a printer image data transfer FIFO controller 6603. "This controller consists of a FIFO which is a buffer to transfer image data to the printer by way of the GBI (G bus/B bus I/F) and a circuit which controls the FIFO"; col. 44, lines 14 – 18. As shown in Fig. 66, the FIFO controller 6603 is a component of the "printer controller" 4303; col. 66, line 61. As shown in Fig. 4 and Fig. 91, the "printer controller" 4303 is a component of the "DoEngine"];

an imaging mechanism configured to receive the page of data from the page frame buffer and generate an image from the page of data onto a print media

[Fig. 111, Printer 512; Fig. 4 also shows an interface to the printer labeled "VIDEO I/F TO PRINTER" from the "DoEngine"];

and a dual bus system configured to allow parallel transmission of data where the image data can be transmitted from the scanner to the memory simultaneously with transmitting the page of data from the page frame buffer to the imaging mechanism

[The DoEngine is a "single-chip scanning and printing engine"; **col. 6, lines 57 – 58**. It has "two independent buses in its chip, namely an IO bus (B bus) which connects universal IO core and a graphics bus (G bus) which is optimized to transfer ... image data"; **col. 7, lines 21 – 24**.

With reference to **Fig. 91**, SHISHIZUKA illustrates a "copy mode in which an image is copied by transferring image data from the scanner controller to the printer controller by way of a memory"; **col. 5, lines 51 – 54**.

SHISHIZUKA teaches, "The scanner controller (SCC) acquires the image data in synchronization with the timing signals" VSYNC and HSYNC; **col. 66, lines 44 – 46**. The GBI_SCC (i.e., the scanner G bus/B bus interface) "performs the DMA transfer of acquired image data to the memory controller (MC) 403. The image data transferred by DMA is written by the MC 403 into the SDRAM"; **col. 66, lines 46 – 50**.

"When an amount of the image data written into the SDRAM reaches to a level sufficient to buffer a difference between the data transfer speeds of the scanner

and the printer, image data transfer to the printer is started"; col. 66, lines 50 – 53.

"The printer controller (PRC) transfers the image data to the printer. By the DMA transfer of the GBI_PRC" (i.e., the printer G bus/B bus interface), "the printer controller (PRC) inputs the image data written in the SDRAM sequentially into the internal FIFO. Simultaneously, the printer controller (PRC) outputs the vertical synchronous signal (VSYNC) to the printer. Thereafter, the horizontal synchronous signal (HSYNC) and the video clock are input from the printer. In synchronization with the HSYNC and the video clock, the printer controller outputs the image data from the internal FIFO to the printer"; col. 66, lines 58 – 67.

Therefore, SHISHIZUKA teaches a first bus (i.e., from the interface "VIDEO I/F TO SCANNER" to the "Scanner Controller" 4302 to either of the G bus or B bus (by means of a "G Bus/B Bus I/F" 4301A) which are connected to SDRAM by means of a "System Bus Bridge" 402, "MC Bus", "SDRAM & ROM Controller (MC)" 403, and "Memory BUS", all shown in Fig. 4) which connects the "scanner to the memory" and a second bus (i.e., from the "Printer Controller" 4303 containing the printer controller FIFO to the printer and is shown as "VIDEO I/F TO PRINTER" in Fig. 4) which connects the "page frame buffer to the imaging

mechanism". Data can be transmitted from the scanner to memory while simultaneously transmitting data from the page frame buffer to the printer.]

However, SHISHIZUKA does not specifically teach

a page frame buffer configured to store a page of data

WESTERVELT teaches a "page frame buffer" which can be configured to store "a scanline, band, page or plane" of data; **page 6, paragraph 124, lines 1 – 4**. "The actual pixel map images to be printed are transferred from the buffers 341 to DMA hardware or a FIFO buffer 353 for transfer to a printer by operation of output interface 347, output interrupt handler 349, graphic processors 337 and resource manager 343"; **col. 6, paragraph 121, lines 9 – 13**.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of WESTERVELT with those of SHISHIZUKA and configure a "page frame buffer" to store an amount of data in the page frame buffer to maintain a balance between a level of system performance for the intended imaging mechanism and system cost.

Regarding claim 2, SHISHIZUKA further teaches the device of claim 1 where

the dual bus system includes a first bus configured to communicate data between the scanner and the memory

[As noted for claim 1, this bus extends from the interface "VIDEO I/F TO SCANNER" to the "Scanner Controller" **4302** to either of the G bus or B bus (by means of a "G Bus/B Bus I/F" **4301A**) which are connected to SDRAM by means of a "System Bus Bridge" **402**, "MC Bus", "SDRAM & ROM Controller (MC)" **403**, and "Memory BUS", all shown in **Fig. 4**],

and a second bus configured to communicate data between the page frame memory and the imaging mechanism

[As noted for claim 1, this bus extends from the "Printer Controller" **4303** containing the printer controller FIFO to the printer and is shown as "VIDEO I/F TO PRINTER" in **Fig. 4**].

Regarding claim 3, SHISHIZUKA further teaches the device of claim 2 where

the first bus is configured to allow image data to be loaded into the memory independent of transmitting data from the page frame memory to the imaging mechanism

[As noted for claim 1, once the page frame buffer contains data for the imaging mechanism, data can be sent from the page frame buffer (i.e., the printer controller's FIFO) independently of and simultaneously with loading image data from the scanner to the "memory" since the first bus and second bus are separate].

Regarding claim 4, SHISHIZUKA further teaches the device of claim 2 further comprising:

a first processor configured to control communication of the image data to the memory

[Fig. 4, scanner controller 4302];

and a second processor configured to control communication of the page of data from the page frame memory to the imaging mechanism

[Fig. 4, printer controller 4303].

Regarding claim 6, SHISHIZUKA further teaches the device of claim 4 where

the first and second processors include application specific integrated circuits

[Both first (i.e., scanner controller) and second (i.e., printer controller) processors are contained in the "DoEngine" application-specific IC (ASIC). "The DoEngine is a large-scale ASIC"; col. 63, line 35].

Regarding claim 7, SHISHIZUKA *does not specifically teach* the device of claim 1 where

the page frame buffer is configured to store one or more pages of data as one or more units

However, as noted for claim 1, WESTERVELT teaches that a printer controller FIFO may store a "scanline, band, page or plane" of data at a time.

Regarding claim 8, SHISHIZUKA further teaches the device of claim 1 where

the dual bus system is configured to communicate data by direct memory access

["The GBI_SCC performs the DMA transfer of acquired image data to the memory controller (MC) 403. The image data transferred by DMA is written by the MC 403 into the SDRAM"; **col. 66, lines 46 – 50.**

"By the DMA transfer of the GBI_PRC, the printer controller (PRC) inputs the image data written in the SDRAM sequentially into the internal FIFO"; **col. 66, lines 59 - 61].**

Regarding claim 10, SHISHIZUKA further teaches the device of claim 1 where

the page of data includes at least three planes of color data

[Fig. 44, video RGB (red, green, blue) image data from the "scanner device I/F" 4401].

Regarding claim 11, SHISHIZUKA teaches a method of processing image data in an image forming device, the method comprising:

scanning one or more sheets of print media and generating one or more image data pages;

loading the one or more image data pages into a memory;

[SHISHIZUKA teaches, "The scanner controller (SCC) acquires the image data in synchronization with the timing signals" VSYNC and HSYNC; **col. 66, lines 44 – 46**. The GBI_SCC (i.e., the scanner G bus/B bus interface) "performs the DMA transfer of acquired image data to the memory controller (MC) 403. The image data transferred by DMA is written by the MC 403 into the SDRAM"; **col. 66, lines 46 – 50.**]

copying a first image data page into a page frame memory from the memory to prepare for imaging

["When an amount of the image data written into the SDRAM reaches to a level sufficient to buffer a difference between the data transfer speeds of the scanner and the printer, image data transfer to the printer is started"; **col. 66, lines 50 – 53.**

"The printer controller (PRC) transfers the image data to the printer. By the DMA transfer of the GBI_PRC" (i.e., the printer G bus/B bus interface), "the printer

controller (PRC) inputs the image data written in the SDRAM sequentially into the internal FIFO"; **col. 66, lines 58 – 61**];

and transmitting the first image data page for imaging to an imaging mechanism where the transmitting can occur in parallel with the loading.

["Simultaneously, the printer controller (PRC) outputs the vertical synchronous signal (VSYNC) to the printer. Thereafter, the horizontal synchronous signal (HSYNC) and the video clock are input from the printer. In synchronization with the HSYNC and the video clock, the printer controller outputs the image data from the internal FIFO to the printer"; **col. 66, lines 62 – 67.**

Therefore, SHISHIZUKA teaches a first bus (i.e., either of the G bus or B bus which is connected to SDRAM by means of a "System Bus Bridge" **402**, "MC Bus", "SDRAM & ROM Controller (MC)" **403**, and "Memory BUS", all shown in **Fig. 4**) which connects the "scanner to the memory" and a second bus (i.e., from the FIFO contained within the "Printer Controller" **4303** to the printer and is shown as "VIDEO I/F TO PRINTER" in **Fig. 4**) which connects the "page frame buffer to the imaging mechanism". Data can be transmitted from the scanner to memory while simultaneously transmitting data from the page frame buffer to the printer.]

However, SHISHIZUKA does not specifically teach

**copying a first image data page into a page frame memory from the
memory to prepare for imaging**

WESTERVELT teaches a "page frame memory" which can be configured to store "a scanline, band, page or plane" of data; **page 6, paragraph 124, lines 1 – 4**. "The actual pixel map images to be printed are transferred from the buffers 341 to DMA hardware or a FIFO buffer 353 for transfer to a printer by operation of output interface 347, output interrupt handler 349, graphic processors 337 and resource manager 343"; **col. 6, paragraph 121, lines 9 – 13**.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of WESTERVELT with those of SHISHIZUKA and configure a "page frame buffer" to store an amount of data in the page frame buffer to maintain a balance between a level of system performance for the intended imaging mechanism and system cost.

Regarding claim 12, SHISHIZUKA further teaches the method of claim 11 further including

**converting the first image data page into print ready data before
transmitting for imaging**

[As shown in **Fig. 68**, Printer Video Clock Unit **6602** converts 64-bit image data to 24-bit RGB image data; a "Printer Video Data Width Converter" **6083** "is a

block which converts image data sent in a 64-bit width from the I/F bus into RGB 24 bits, white-black 8 bits and white-black 1 bit dependently on a mode"; **col. 42, lines 42 - 46**].

Regarding claim 16, SHISHIZUKA further teaches the method of claim 11 further including

sequentially copying the one or more image data pages from the memory to the page frame memory to prepare for imaging

[SHISHIZUKA teaches a "page frame buffer" which operates with the "G bus and B bus configuration". As shown in **Fig. 77**, SHISHIZUKA teaches buffering the "page memory" data in a "printer FIFO" which is contained in a printer image data transfer FIFO controller **6603**. "This controller consists of a FIFO which is a buffer to transfer image data to the printer by way of the GBI (G bus/B bus I/F) and a circuit which controls the FIFO"; **col. 44, lines 14 – 18**. As shown in **Fig. 66**, the FIFO controller **6603** is a component of the "printer controller" **4303**; **col. 4, line 61**. As shown in **Fig. 4** and **Fig. 91**, the "printer controller" **4303** is a component of the "DoEngine"]].

However, SHISHIZUKA does not specifically teach

sequentially copying the one or more image data pages

As noted for claim 11, WESTERVELT teaches a "page frame memory" which can be configured to store "a scanline, band, page or plane" of data; **page 6, paragraph 124, lines 1 – 4**. "The actual pixel map images to be printed are transferred from the buffers 341 to DMA hardware or a FIFO buffer 353 for transfer to a printer by operation of output interface 347, output interrupt handler 349, graphic processors 337 and resource manager 343"; **col. 6, paragraph 121, lines 9 – 13**.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of WESTERVELT with those of SHISHIZUKA and configure a "page frame buffer" to store an amount of data in the page frame buffer to maintain a balance between a level of system performance for the intended imaging mechanism and system cost.

Regarding claim 17, SHISHIZUKA teaches a system for formatting image data for an image forming device, the system comprising:

a first data bus

[As noted for claim 1, this bus extends from the interface "VIDEO I/F TO SCANNER" to the "Scanner Controller" **4302** to either of the G bus or B bus (by means of a "G Bus/B Bus I/F" **4301A**) which are connected to SDRAM by means of a "System Bus Bridge" **402**, "MC Bus", "SDRAM & ROM Controller (MC)" **403**, and "Memory BUS", all shown in **Fig. 4**];

a first memory configured to store image data pages, the first memory being configured to receive the image data pages over the first data bus [Fig. 108, RAM 203a which contains "PAGE MEMORY" 511 shown in Fig. 111; also referred to as "SDRAM"; col. 66, line 50];

a second memory configured to load a page of data that is to be imaged, the page of data being received from the first memory
[SHISHIZUKA teaches a "page frame buffer" which operates with the "G bus and B bus configuration". As shown in Fig. 77, SHISHIZUKA teaches buffering the "page memory" data in a "printer FIFO" which is contained in a printer image data transfer FIFO controller 6603. "This controller consists of a FIFO which is a buffer to transfer image data to the printer by way of the GBI (G bus/B bus I/F) and a circuit which controls the FIFO"; col. 44, lines 14 – 18. As shown in Fig. 66, the FIFO controller 6603 is a component of the "printer controller" 4303; col. 4, line 61. As shown in Fig. 4 and Fig. 91, the "printer controller" 4303 is a component of the "DoEngine"];

and a second data bus configured to communicate the page of data from the second memory to an imaging mechanism where the page of data can be transmitted to the imaging mechanism in parallel with the first memory receiving the image data pages.

[As noted for claim 1, this bus extends from the "Printer Controller" **4303** containing the printer controller FIFO to the printer and is shown as "VIDEO I/F TO PRINTER" in **Fig. 4**.

Since the first and second data busses are separate, data can be transmitted from the scanner to memory while simultaneously transmitting data from the page frame buffer to the printer.]

However, SHISHIZUKA does not specifically teach

a second memory configured to load a page of data that is to be imaged, the page of data being received from the first memory

WESTERVELT teaches a "page frame buffer" which can be configured to store "a scanline, band, page or plane" of data; **page 6, paragraph 124, lines 1 – 4**. "The actual pixel map images to be printed are transferred from the buffers 341 to DMA hardware or a FIFO buffer 353 for transfer to a printer by operation of output interface 347, output interrupt handler 349, graphic processors 337 and resource manager 343"; **col. 6, paragraph 121, lines 9 – 13**.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of WESTERVELT with those of SHISHIZUKA and configure a "page frame buffer" to store an amount of data in the page frame buffer to

maintain a balance between a level of system performance for the intended imaging mechanism and system cost.

Regarding claim 18, SHISHIZUKA further teaches the system as set forth in claim 17 further including

an imaging processor configured to process the page of data from the second memory into print ready data that can be processed by the imaging mechanism

[As shown in Fig. 68, Printer Video Clock Unit 6602 converts 64-bit image data to 24-bit RGB image data; a "Printer Video Data Width Converter" 6083 "is a block which converts image data sent in a 64-bit width from the I/F bus into RGB 24 bits, white-black 8 bits and white-black 1 bit dependently on a mode"; col. 42, lines 42 - 46].

Regarding claim 19, SHISHIZUKA further teaches the system as set forth in claim 18 where

the imaging processor includes one or more logic circuits each configured to process one plane of color data from the page of data

[As shown in Fig. 68, Printer Video Clock Unit 6602 converts 64-bit image data to 24-bit RGB image data; a "Printer Video Data Width Converter" 6083 "is a block which converts image data sent in a 64-bit width from the I/F bus into RGB

24 bits, white-black 8 bits and white-black 1 bit dependently on a mode"; **col. 42, lines 42 – 46.**

Fig. 71A and Fig. 71B illustrate separate functional blocks which produce the above-mentioned "RGB" (red, green, blue) and "B/W" (black and white) printer data].

Regarding claim 20, SHISHIZUKA further teaches the system as set forth in claim 17 where

the first data bus is in data communication with a scanning device configured to scan objects and generate an image data page including color data representing each scanned object

[**Fig. 2**, scanner **203**; also, shown in **Fig. 4** is a "VIDEO I/F TO SCANNER"; the first bus extends from the interface "VIDEO I/F TO SCANNER" to the "Scanner Controller" **4302** to either of the G bus or B bus (by means of a "G Bus/B Bus I/F" **4301A**) which are connected to SDRAM by means of a "System Bus Bridge" **402**, "MC Bus", "SDRAM & ROM Controller (MC)" **403**, and "Memory BUS", all shown in **Fig. 4**.

Fig. 44 show a block diagram of the scanner controller (**Fig. 4 Scanner Controller 4302**) and illustrates color RGB 8-bit data being acquired from the "Scanner Device I/F" **4401**].

Regarding claim 22, SHISHIZUKA further teaches the system as set forth in claim 17 where

the system is configured to copy an image data page from the first memory to the second memory by direct memory access

["The GBI_SCC performs the DMA transfer of acquired image data to the memory controller (MC) 403. The image data transferred by DMA is written by the MC 403 into the SDRAM"; **col. 66, lines 46 – 50**. "By the DMA transfer of the GBI_PRC, the printer controller (PRC) inputs the image data written in the SDRAM sequentially into the internal FIFO"; **col. 66, lines 59 - 61**].

Regarding claim 23, SHISHIZUKA further teaches the system as set forth in claim 17 where

the system is configured to process image data pages as one or more data units

[**Fig. 111** shows the "detailed software structure of the peripheral device in the information processing system" and how the software creates "jobs". With reference to **Fig. 111**, SHISHIZUKA further teaches a "composite copying job"

which is "divided into a scanning job and printing job"; **col. 72, lines 38 – 39.**

Further, "a device is assigned to the divided job in units of pages to process the job" (**col. 72, lines 40 – 42**).

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

6. Claims 5, 9, 13, 14, 15 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over **SHISHIZUKA [US Patent 6,697,898 B1]** in view of **WESTERVELT [US Patent Application 2003/0231330 A1]** in view of well-known prior art.

Regarding claim 5, SHISHIZUKA *does not specifically teach* the device of claim 4 where
**the second processor is configured to decompress the page of data and
transmit pulse modulated wave patterns to the imaging mechanism based
on the decompressed page of data**

However, SHISHIZUKA does teach that the “DoEngine can be combined with a rendering engine having a PCI bus interface and a compression/elongation engine”;
col. 7, lines 18 – 20.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to add a compression/de-compression engine in order to efficiently use available RAM and external storage (e.g. a hard disk).

Regarding claims 9, SHISHIZUKA *does not specifically teach* the device of claim 1 further including

a storage device configured to store image data from the scanner once the memory is full.

In **Fig. 108**, SHISHIZUKA shows an “external storage device” **204a** “such as a hard disk” (**col. 70, lines 64 – 67**) and teaches that it may be used to store scanned image data; **col. 72, lines 9 – 10.**

It would have been obvious to one of ordinary skill in the art at the time the invention was made to configure the storage disk device to "store overflow image data pages after the first memory is at capacity".

Regarding claim 13, SHISHIZUKA *does not specifically teach* the method of claim 11 further including

holding the first image data page in the page frame memory until the imaging mechanism is ready to print.

However, SHISHIZUKA does teach that the print controller control register 6604 includes a "printer device status register"; **col. 44, line 45.**

It would have been obvious to one of ordinary skill in the art at the time the invention was made to check the printer device status register and confirm that the printer was in a state to receive data. For example, if the printer were in an error state (e.g. a paper jam), image data would be held in the page frame memory until the error condition cleared.

Regarding claim 14, SHISHIZUKA *does not specifically teach* the method of claim 11 further including

loading one or more image data pages into a mass storage device once the memory is full.

In Fig. 108, SHISHIZUKA shows an "external storage device" **204a** "such as a hard disk" (col. 70, lines 64 – 67) and teaches that it may be used to store scanned image data; col. 72, lines 9 – 10.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to configure the storage disk device to "store overflow image data pages after the first memory is at capacity".

Regarding claim 15, SHISHIZUKA *does not specifically teach* the method of claim 11 further including

removing an image data page from the memory after the image data page has been imaged and outputted from the image forming device.

However, it would have been obvious to one of ordinary skill in the art at the time the invention was made to either remove or overwrite the image data from memory in order to re-use the memory for subsequent pages.

Regarding claim 21, SHISHIZUKA *does not specifically teach* the system as set forth in claim 17 further including

a storage disk device configured to store overflow image data pages after the first memory is at capacity

In Fig. 108, SHISHIZUKA shows an "external storage device" 204a "such as a hard disk" (col. 70, lines 64 – 67) and teaches that it may be used to store scanned image data; col. 72, lines 9 – 10.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to configure the storage disk device to "store overflow image data pages after the first memory is at capacity".

Response to Arguments

7. Applicant's arguments filed 9/28/2007 have been fully considered but they are not fully persuasive.

Regarding claim 1, with respect to applicant's argument that

the page memory 511 from Fig. 111 as teaching the claimed page frame memory and RAM 203a from Fig. 108 as teaching the claimed memory "appear to come from different embodiments",

SHISHIZUKA does not teach that The "Page Memory 511" in Fig. 111 is contained within "RAM 203a",

and the RAM 203a in Fig. 108 "fails to teach a particular connection or operation with the G bus 404 or B bus 405",

have been considered.

In reply, from col. 6, lines 18 – 37, SHISHIZUKA provides descriptions of **Figures 107** through **111** which are cited below:

Fig. 107 is a view of the configuration of an information processing system according to an embodiment of the present invention;

Fig. 108 is a block diagram showing the basic configuration of a peripheral device in the information processing system according to the embodiment of the present invention;

Fig. 109 is a block diagram showing the schematic software structure of the peripheral device in the information processing system according to the embodiment of the present invention;

Fig. 110 is a block diagram showing the detailed software structure of the peripheral device in the information processing system according to the embodiment of the present invention;

Fig. 111 is a block diagram showing the detailed software structure of the peripheral device in the information processing system according to the embodiment of the present invention;

These figures concern the same “embodiment of the present invention”. Each shows a different aspect or level of the invention (e.g., a systems level, device level, software structure).

As noted above, **Fig. 111** shows the “detailed software structure of the peripheral device in the information processing system” and how the software creates “jobs”. With reference to **Fig. 111**, SHISHIZUKA further teaches a “composite copying job” which is “divided into a scanning job and printing job”; **col. 72, lines 38 – 39**. Further, “a device is assigned to the divided job in units of pages to process the job” (**col. 72, lines 40 – 42**) and “the basic configuration of the information processing system is the same as that in Figs. 107 through 109 described in division of a single job”; **col. 72, lines 42 – 45**.

The “device portion” **305** shown in **Fig. 111** illustrates three devices – a scanner **510**, page memory 511 and a printer **512**. “Devices used in this copying job are a scanner **510**, page memory **511**, and printer **512**”; **col. 73, lines 8 – 10**.

It will now be shown that the "page memory" **511** is contained within RAM 203a from **Fig. 108**. That is, a "page memory" describes how a memory (e.g., RAM, SDRAM) is used.

With respect to **Fig. 108**, SHISHIZUKA teaches, "The CPU 201a, engine interface (engine I/F) 207a, network interface (network I/F) 208a, and external interface (external I/F) 209a constitute a DoEngine 201"; **col. 70, lines 53 – 55**.

Therefore, "RAM" **203a** (shown in **Fig. 108**) is external to the DoEngine. This is consistent with **Fig. 4** and also, **Fig. 91** which show "a block diagram of a DoEngine. DoEngine 400 has been designed and developed as a main controller for a multi function peripheral (MFP)"; **col. 9, lines 6 – 8**. Shown in **Fig. 4** are interfaces to "external devices" – a printer (i.e., VIDEO I/F TO PRINTER), a scanner (i.e., VIDEO I/F TO SCANNER), and external SDRAM and ROM (i.e., MEMORY BUS). As noted above, these three "devices" (i.e., "printer", "scanner" and "page memory") are used in a copying job.

Regarding the "division of a single job", SHISHIZUKA provides an example of a scanning job (**col. 71, line 55 – col. 72, line 11**). As shown in **Fig. 110**, a job consists of "documents", a "document" consists of "pages", and optionally, a "page" consists of "bands". (SHISHIZUKA teaches that a "band memory" may be implemented in low-cost imaging systems and cites, "If a high-end system can comprise a page memory for one

page, a job suffices to be finally divided into pages. In practice, however, when the memory cost or the like must be suppressed, or the speed of the printing engine is low, like an ink-jet printer, the system may comprise only a memory (band memory) for several lines. In this case, a page is processed after being divided into bands as smaller units"; **col. 72, lines 14 – 20.**)

With regards to **Fig. 110**, "a bundle of sheets are converted into a plurality of image data by the document processor 403a. The document processor 403a performs only processing in units of documents to generate input pages 412a serving as smaller job units"; **col. 71, lines 61 – 65**. "The input page 412a is converted into an output page 415a by the page processor 404a"; **col. 72, lines 4 – 5**. Furthermore, "settings and procedures such as the storage location of image data (address and data name in the RAM 203a or external storage device 204a) are written in the output page 415a. By this processing, the job structure can be processed divisionally in units of pages"; **col. 72, lines 8 – 13**.

Therefore, SHISHIZUKA teaches that the "RAM 203a" stores or contains the scanned image data (i.e., "page memory" **511**) and that the "output page" **415a** records the "address" and "data name" corresponding to the "storage location" of the "image data".

Furthermore, **Fig. 4** and **Fig. 91** illustrate that an external memory (i.e., "RAM 203a") operates with the "G bus 404" and "B bus 405" by means of the "memory bus" which is

connected to the "SDRAM & ROM CONTROLLER (MC)" **403**, "MC BUS" and "SYSTEM BUS BRIDGE (SBB)" **402**. SHISHIZUKA cites, "The SBB 402 is a 4x4 crossbar switch having 64 bits, and connected to a memory controller 403 which controls an SDRAM with a cache memory and a ROM by way of an exclusive local bus (MC bus) in addition to the processor core 401, and to a G bus 404 which is a graphics bus and a B bus 405 which is an IO bus; four buses in total. The system bus bridge 402 is designed so as to maintain parallel connections among these four modules simultaneously as far as possible"; **col. 9, lines 16 – 24**.

Regarding claim 1, with respect to applicant's argument that

claim 1 recites a "page frame buffer configured to store a page of data, copied from the memory" which is not taught by the cited sections

and "a page frame buffer (being a separate element from the cache memory 403) is not present and not part of the G bus and B bus configuration"

have been considered.

In reply, since the "Page Memory" **511** is contained within "RAM" **203a**, SHISHIZUKA does not teach "Page Memory" **511** "configured to store a page of data copied from the memory".

However, as noted in the above claim rejection, SHISHIZUKA teaches a "page frame buffer" which operates with the "G bus and B bus configuration". As shown in **Fig. 77**, SHISHIZUKA teaches buffering the "page memory" data in a "printer FIFO" which is contained in a printer image data transfer FIFO controller 6603. "This controller consists of a FIFO which is a buffer to transfer image data to the printer by way of the GBI (G bus/B bus I/F) and a circuit which controls the FIFO"; **col. 44, lines 14 – 18**. As shown in **Fig. 66**, the FIFO controller 6603 is a component of the "printer controller" **4303**; **col. 4, line 61**. As shown in **Fig. 4** and **Fig. 91**, the "printer controller" **4303** is a component of the "DoEngine".

With reference to **Fig. 91**, SHISHIZUKA illustrates a "copy mode in which an image is copied by transferring image data from the scanner controller to the printer controller by way of a memory"; **col. 5, lines 51 – 54**. SHISHIZUKA teaches, "The scanner controller (SCC) acquires the image data in synchronization with the timing signals" VSYNC and HSYNC; **col. 66, lines 44 – 46**. "The GBI_SCC performs the DMA transfer of acquired image data to the memory controller (MC) 403. The image data transferred by DMA is written by the MC 403 into the SDRAM"; **col. 66, lines 46 – 50**. "The printer controller (PRC) transfers the image data to the printer. By the DMA transfer of the GBI_PRC, the printer controller (PRC) inputs the image data written in the SDRAM sequentially into the internal FIFO. Simultaneously, the printer controller (PRC) outputs the vertical synchronous signal (VSYNC) to the printer. Thereafter, the horizontal synchronous signal (HSYNC) and the video clock are input from the printer. In synchronization with

the HSYNC and the video clock, the printer controller outputs the image data from the internal FIFO to the printer"; **col. 66, lines 58 – 67.**

Therefore, a "page frame buffer" (i.e., the printer controller's FIFO) is present in the DoEngine and since the printer controller **4303** (as shown in **Fig. 4** and **Fig. 91**) is connected to the "G bus" and "B bus" by means of the "G Bus/B Bus I/F (GBI_PRC)" **4301B**, the "page frame buffer" (i.e., the FIFO) is "part of the G bus and B bus configuration". Furthermore, upon printing in a copying job, the "page frame buffer" (i.e., the FIFO) receives its data from the "page memory" **511** which is contained in the external memory "RAM" **203a**.

Regarding claim 2, with respect to applicant's argument that

The G bus and B bus from the DoEngine do not have the recited configurations between a scanner and a memory, and between a page frame memory and an imaging mechanism (that operate in parallel transmission as recited in claim 1).

have been considered. With this current office action, it is believed that these limitations are now met in the above claim rejection.

Regarding claim 11, with respect to applicant's argument that

"Fig. 111 is a system diagram and thus does not teach a method per se"

and "Fig. 111 does not show a memory block and thus does not show a memory from which image data is copied to the Page Memory 511"

have been considered.

In reply, as noted in the reply to arguments regarding claim 1,

Fig. 111 is a block diagram showing the detailed software structure of the peripheral device in the information processing system according to the embodiment of the present invention;

Fig. 111 teaches a method of generating a "copying job" and dividing it into separate scanning and printing jobs.

As noted in the reply to applicant's argument for claim 1, **Fig. 111** shows a memory block ("Page Memory" **511**) which is contained within "RAM" **203a**. Also noted with the current office action, the "print frame buffer" corresponds to printer controller's FIFO which receives a copy of image data from the "page frame memory" (i.e., "Page Memory" **511**).

Regarding claim 17, with respect to applicant's argument that

"the cited reference fails to teach the second data bus of claim 17 or the claimed configuration with the first data bus and first memory",

"SHISHIZUKA does not define the particular connections between RAM 203a and the buses of DoEngine 400 (Fig. 4) and thus RAM 203a does not support an anticipation rejection",

and "the office action relies upon SHISHIZUKA's Page Memory 511 from Fig. 111 however, no disclosure is provided as to its connections and data communications with the buses of the DoEngine 400 or other memory components. Indeed, Page Memory 511 is part of a different embodiment"

have been considered. With this current office action, it is believed that these limitations are now met in the above claim rejection, or are no longer relevant.

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

- U.S. Patent 5,864,652
- U.S. Patent 6,222,636
- U.S. Patent 6,226,102

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Peter L. Cheng whose telephone number is 571-270-3007. The examiner can normally be reached on MONDAY - FRIDAY, 8:30 AM - 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, King Y. Poon can be reached on 571-272-7440. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

plc
December 6, 2007



KING Y. POON
SUPERVISORY PATENT EXAMINER